



MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1963 A

312-14-11 12 41-24.5	_				
ta HERORT SECUR. Y CLASSIFICA FON	AD-A	145 0	90 —		
- 1 N MAN 11 1 LO	_				
28 SECURITY CLASSIFICATION AUTHORITY		DISTRIBUTION AVAILABLITY OF REPORT			
LO DECLASSIFICATION, DOWNGRADING SCHEDULE		<pre>- opproved for public release; dloraby: untimited.</pre>			
a PERFORMING ORGANIZATION REPORT NUMBER(S)		S MONITORING ORGANIZATION REPORT NUMBER(S) AFOSR-TR- 84-0744			
NAME OF PERFORMING ORGANIZATION Massachusetts Institute of Technology	bb Office SYMBOL (If applicable)	7a NAME OF MONITORING ORGANIZATION			
ADDRESS (City, State, and ZIP Code)	in Tonne Office of Douer Cife Searchine 7b ADDRESS (City, State, and ZIP Code)				
Statistics Center	Directorate of Mathematical & Information				
Cambridge MA 02139	Delences, AFOUR, Bolling AFB Dr 20332				
Ba. NAME OF FUNDING/SPONSORING OPERICE SYMBOL (If applicable) APOUR		9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
		AFOSR-82-0210			
Bc ADDRESS (City, State, and ZIP Code)		10 SOURCE OF FUNDING NUMBERS			
Bulling AFB DC (003)		PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO	WORK UNIT ACCESSION NO
		61102F	E304	A3	ACCESSION NO
TOTAL (Include Security Classification)		 	<u> </u>	1	
COSATI CODES FIELD GROUP SUB-GROUP	18. SUBJECT TERMS (Continue on revers	e if necessary an	d identify by bi	lock number)
During this research period privare tasker to support algority. This permits an efficient dist tasker provides primitives to worker processors by the manage communication among worker processors by the manage communication among worker processors and one paper was submitted.	rogress has been thmic and application of code support the segger on each conductors and bethe at scientific	n made on the cations segmented and data of menting of purrent system the mare conferences	entation for on processin processes, m em, and achi mager proces	concurreng elements onitors ex eves async	t computing. The ecution on hronous e workers.
) DISTRIBUTION / AVAILABILITY OF ABSTRACT		21. ABSTRACT SE	CURITY CLASSIFIC	ATION T	1
MUNCLASSIFIED.UNLIMITED - SAME AS R	WILASSIFIT	מ		E	
NAME OF RESPONSIBLE INDIVIDUAL	226 TELEPHONE	Include Area Code	e) 22c. OFFICE	SYMBOL	
CPT John P. Thomas, Jr. DFORM 1473, 34 MAR 83 AP	Redition may be used un				
/ 1 CA191 17/3, 04 19MK 03 AT	All other editions are of		SECURITY	CLASSIF CATION	N OF THIS PAGE

84 08 29 045

HINLASSITIED

AFOSR

Progress Report, AFOSR reference number 82-0210, "Numerical Algorithms and Parallel Tasking," Principal Investigator, Virginia Klema, Research Staff, George Cybenko and Elizabeth Ducot.

During the period, May 15, 1983 through May 14, 1984, Virginia Klema and Elizabeth Ducot have been supported for four months, and George Cybenko has been supported for one month. During this time system integration progress on the software tasker to support algorithmic segmentation and applications segmentation for concurrent computing permits locating of code and data on processing elements. The tasker provides primitives to support the segmenting of processes, monitors execution on Worker processors by the Manager on each concurrent system, and achieves asynchronous communication among Worker processors and between the Manager processor and the Workers.

Each workstation is a Multiple Instruction Multiple Data computing system in which the processing elements are Intel 86/30 boards with the 8086 central processing unit and the 8087 numeric data processor with IEEE floating point arithmetic in hardware. The 8087 is the key element in each processor. Each 86/30 Worker has 64K bytes of ROM and 256K bytes of configurable, private or dual ported, RAM. By deliberate intent the segmentation of algorithms or applications is the responsibility of the user.

Virginia Klema and Elizabeth Ducot presented a description of the concurrent computing environment at the SIAM Conference on Parallel Processing in Norfolk in November. Virginia Klema presented a talk with emphasis on IEEE floating point arithmetic and its applications at the SIGNUM Conference on Microprocessors in March. Virginia Klema also presented a description of the hardware and software environment for concurrency at the Workshop on Algorithms and Architectures at KirtlandAir Force Base in April. She will present a discussion of jack knife and bootstrap applications for concurrent tasking at the SIAM National Meeting in Seattle in July. George Cybenko submitted "Numerical Stability of the Lattice Algorithm for Least Squares Linear Prediction Problems" to BIT.

A copy of the PROGRAM SUMMARY sent to Dr. David Fox, June, 1984 is included with this progress report. 84 08 29 045

PROGRAM SUMMARY

"Numerical Algorithms and Parallel Tasking"

AFOSR-82-021

Principal Investigator, Virginia Klema

Massachusetts Institute of Technology

The long term goals are research on concurrent computing with emphasis on numerical algorithms for applications in signal processing and image processing. Data assembly, model fitting, and structured numerical optimization are common to both applications. The shorter term more specific goals are refinement and enhancement of the concurrent computing environment itself and the numerical algorithms that form the foundation for the applications.

Our concurrent computing environment is a Multiple Instruction Multiple Data (MIMD) configurable hardware system for experimental research. It is an Intel microprocessor based 86/30 board system with private and dual ported configurable memory, an 8086 central processing unit, and an 8087 numeric data processor on each processing element. The key component is the 8087, a chip with the IEEE binary standard (Draft 5, P754) for floating point arithmetic in hardware.

Design and implementation of a software tasker to locate code and data on Worker processors, monitor execution, and provide asynchronous communication among Worker processors and the Manager processor in each workstation is one specific topic of present research. Six Workers and a Manager can be in each workstation. Clusters of workstations are connected to each other through a VAX 11/730 that functions also as a file server. The VAX can monitor the performance of each workstation.

Basic modules for scientific computation for optimal and concurrent computing in an IEEE floating point arithmetic environment are designed and are being tested. These modules include, but are not limited to, matrix factorizations for linear systems and least squares problems, eigen and singular value decompositions, and their updates required for real-time computing.

Our concurrent environment is unique in that it is a dynamic system. By deliberate intent, the segmenting of modules for computation and the degree of concurrency requested is the responsibility of the user. The software tasker provides primitives to support assignment of concurrency within the algorithm or the application. New algorithmic approaches are needed for concurrent computing; our concurrent environment, hardware and software supports this reseasrch.

A principal challenge for our research is the melding of numerical analysis, algorithmic design for concurrency, specific applications, and analysis of concurrency. A favorable prospect for our research is the graceful migration of the basic computational modules and primitives for the software tasker to large scale MIMD machines.

Availability codes

Avail and/or

Special

Dist

AFOSR

Progress Report, AFOSR reference number 82-0210, "Numerical Algorithms and Parallel Tasking," Principal Investigator, Virginia Klema, Research Staff, George Cybenko and Elizabeth Ducot.

During the period, May 15, 1983 through May 14, 1984, Virginia Klema and Elizabeth Ducot have been supported for four months, and George Cybenko has been supported for one month. During this time system integration progress on the software tasker to support algorithmic segmentation and applications segmentation for concurrent computing permits locating of code and data on processing elements. The tasker provides primitives to support the segmenting of processes, monitors execution on Worker processors by the Manager on each concurrent system, and achieves asynchronous communication among Worker processors and between the Manager processor and the Workers.

Each workstation is a Multiple Instruction Multiple Data computing system in which the processing elements are Intel 86/30 boards with the 8086 central processing unit and the 8087 numeric data processor with IEEE floating point arithmetic in hardware. The 8087 is the key element in each processor. Each 86/30 Worker has 64K bytes of ROM and 256K bytes of configurable, private or dual ported, RAM. By deliberate intent the segmentation of algorithms or applications is the responsibility of the user.

Virginia Klema and Elizabeth Ducot presented a description of the concurrent computing environment at the SIAM Conference on Parallel Processing in Norfolk in November. Virginia Klema presented a talk with emphasis on IEEE floating point arithmetic and its applications at the SIGNUM Conference on Microprocessors in March. Virginia Klema also presented a description of the hardware and software environment for concurrency at the Workshop on Algorithms and Architectures at KirtlandAir Force Base in April. She will present a discussion of jack knife and bootstrap a; plications for concurrent tasking at the SIAM National Meeting in Seattle in July. George Cybenko submitted "Numerical Stability of the Lattice Algorithm for Least Squares Linear Prediction Problems" to BIT.

A copy of the PROGRAM SUMMARY sent to Dr. David Fox, June, 1984 is included with this progress report. 84 08 29 045

PROGRAM SUMMARY

"Numerical Algorithms and Parallel Tasking"

AFOSR-82-021

Principal Investigator, Virginia Klema

Massachusetts Institute of Technology

The long term goals are research on concurrent computing with emphasis on numerical algorithms for applications in signal processing and image processing. Data assembly, model fitting, and structured numerical optimization are common to both applications. The shorter term more specific goals are refinement and enhancement of the concurrent computing environment itself and the numerical algorithms that form the foundation for the applications.

Our concurrent computing environment is a Multiple Instruction Multiple Data (MIMD) configurable hardware system for experimental research. It is an Intel microprocessor based 86/30 board system with private and dual ported configurable memory, an 8086 central processing unit, and an 8087 numeric data processor on each processing element. The key component is the 8087, a chip with the IEEE binary standard (Draft 5, P754) for floating point arithmetic in hardware.

Design and implementation of a software tasker to locate code and data on Worker processors, monitor execution, and provide asynchronous communication among Worker processors and the Manager processor in each workstation is one specific topic of present research. Six Workers and a Manager can be in each workstation. Clusters of workstations are connected to each other through a VAX 11/730 that functions also as a file server. The VAX can monitor the performance of each workstation.

Basic modules for scientific computation for optimal and concurrent computing in an IEEE floating point arithmetic environment are designed and are being tested. These modules include, but are not limited to matrix factorizations for linear systems and least squares problems, eigen and singular value decompositions, and their updates required for real-time computing.

Our concurrent environment is unique in that it is a dynamic system. By deliberate intent, the segmenting of modules for computation and the degree of concurrency requested is the responsibility of the user. The software tasker provides primitives to support assignment of concurrency within the algorithm or the application. New algorithmic approaches are needed for concurrent computing; our concurrent environment, hardware and software supports this reseasch.

A principal challenge for our research is the melding of numerical analysis, algorithmic design for concurrency, specific applications, and analysis of concurrency. A favorable prospect for our research is the graceful migration of the basic computational modules and primitives for the software tasker to large scale MIMD machines.